Author of the publication

A 64Gb/s Downlink and 32Gb/s Uplink NRZ Wireline Transceiver with Supply Regulation, Background Clock Correction and EOM-based Channel Adaptation for Mid-Reach Cellular Mobile Interface in 8nm FinFET.

, , , , , , , , , , , , , , , , , , , and . ESSCIRC, page 509-512. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Reference-Less Time-Division-Duplex Transceiver IC for a 5-Fr 6-Electrode Renal Denervation Catheter in 0.18-μm 70-V BCDMOS., , , , , and . EMBC, page 4154-4157. IEEE, (2018)A Framed-Pulsewidth Modulation Transceiver for High-Speed Broadband Communication Links., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (8): 2825-2835 (2020)BER-Aware ADC-Based 2×1 MIMO Blind Receiver for High Speed Broadband Communication Links., and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (6): 1872-1882 (2014)A 28Gb/s transceiver with chirp-managed EDC for DML systems., , , , , , , , , and 1 other author(s). ISSCC, page 264-266. IEEE, (2018)A 64Gb/s Downlink and 32Gb/s Uplink NRZ Wireline Transceiver with Supply Regulation, Background Clock Correction and EOM-based Channel Adaptation for Mid-Reach Cellular Mobile Interface in 8nm FinFET., , , , , , , , , and 10 other author(s). ESSCIRC, page 509-512. IEEE, (2022)A 26-Gb/s Framed-Pulsewidth Modulation Transceiver for Extended Reach Optical Links., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 59 (8): 2506-2517 (August 2024)A 25.78125Gbps Bi-directional Transceiver with Framed-Pulsewidth Modulation (FPWM) for Extended Reach Optical Links in 28nm CMOS., , , , , , , , , and 3 other author(s). VLSI Technology and Circuits, page 156-157. IEEE, (2022)A 20Gb/s transceiver with framed-pulsewidth modulation in 40nm CMOS., , , , , , and . ISSCC, page 270-272. IEEE, (2018)