Author of the publication

A New Address-Free Memory Hierarchy Layer for Zero-Cycle Load.

, , and . J. Instr. Level Parallelism, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Designing High-Performance Processors Using Real Address Prediction., , and . IEEE Trans. Computers, 42 (9): 1146-1151 (1993)Busses., and . The Computer Science and Engineering Handbook, CRC Press, (1997)Address-free memory access based on program syntax correlation of loads and stores., , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 314-324 (2003)Randomized Error Removal for Online Spread Estimation in Data Streaming., , , , and . Proc. VLDB Endow., 14 (6): 1040-1052 (2021)Fit a Compact Spread Estimator in Small High-Speed Memory., , , and . IEEE/ACM Trans. Netw., 19 (5): 1253-1264 (2011)A Framework for Matching Applications with Parallel Machines., , , , and . HiPC, volume 1745 of Lecture Notes in Computer Science, page 331-338. Springer, (1999)Fast routing table lookup based on deterministic multi-hashing., , , , and . ICNP, page 31-40. IEEE Computer Society, (2010)Tree structured analysis on GPU power study., , , , and . ICCD, page 57-64. IEEE Computer Society, (2011)Ditto Processor., , and . DSN, page 525-536. IEEE Computer Society, (2002)Minimum Distance: A Method for Partitioning Recurrences for Multiprocessors., and . ICPP, page 217-225. Pennsylvania State University Press, (1987)