Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.24 to 2.4 GHz phase-locked loop with low supply sensitivity in 0.18-µm CMOS., , , , and . ISCAS, page 981-984. IEEE, (2011)A scalable direct-sampling broadband radar receiver supporting simultaneous digital multibeam array in 65nm CMOS., , , and . ISSCC, page 242-243. IEEE, (2013)A 90nm CMOS, 5.6ps, 0.23pJ/code time-to-digital converter with multipath oscillator and seamless cycle detection., , , and . A-SSCC, page 357-360. IEEE, (2011)A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching., , , , , , , , and . IEEE J. Solid State Circuits, 50 (6): 1382-1398 (2015)A low-power CMOS LNA using noise suppression and distortion cancellation techniques with inductive bandwidth extension., , , and . ISOCC, page 120-123. IEEE, (2011)A UWB Impulse-Radio Timed-Array Radar With Time-Shifted Direct-Sampling Architecture in 0.18-µm CMOS., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (7): 2074-2087 (2014)10.4 A 4×4 Dual-Band Dual-Concurrent WiFi 802.11ax Transceiver with Integrated LNA, PA and T/R Switch Achieving +20dBm 1024-QAM MCS11 Pout and -43dB EVM Floor in 55nm CMOS., , , , , , , , , and 7 other author(s). ISSCC, page 178-180. IEEE, (2020)A mixed-signal phase-domain FSK demodulator for BLE single-path low-IF receiver., , , , and . VLSI-DAT, page 1-4. IEEE, (2014)An OPLL-DDS based frequency synthesizer for DCS-1800 receiver., , , and . ISCAS, IEEE, (2006)A UWB IR timed-array radar using time-shifted direct-sampling architecture., , , , , , , , , and 3 other author(s). VLSIC, page 54-55. IEEE, (2012)