Author of the publication

A low-power 1 MHz, 25 mW 12-bit time-interleaved analog-to-digital converter.

, , and . IEEE J. Solid State Circuits, 31 (2): 169-178 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-power 1 MHz, 25 mW 12-bit time-interleaved analog-to-digital converter., , and . IEEE J. Solid State Circuits, 31 (2): 169-178 (1996)A 200 mW, 1 Msample/s, 16-b pipelined A/D converter with on-chip 32-b microcontroller., and . IEEE J. Solid State Circuits, 31 (12): 1862-1872 (1996)A pipeline A/D converter architecture with low DNL., , and . IEEE J. Solid State Circuits, 35 (2): 281-285 (2000)A 12b 50MSPS 34mW pipelined ADC., , and . CICC, page 297-300. IEEE, (2008)