( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient VLSI Architecture of Bluestein's FFT for Fully Homomorphic Encryption.

, , и . ISCAS, стр. 2242-2245. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ming-Yan Shieh

Shu-Mei Shieh

Woei-Chyang Shieh

Jin-Wien Shieh

Pi-Er Shieh

 

Другие публикации лиц с тем же именем

Efficient Comparison and Swap on Fully Homomorphic Encrypted Data., и . ISCAS, стр. 1-4. IEEE, (2019)A low-latency turbo decoding scheme for diversities-based communication systems., , , и . ICSPCS, стр. 1-6. IEEE, (2012)A novel adaptive algorithm and VLSI design for frequency detection in noisy environment based on adaptive IIR filter., , , и . ISCAS (4), стр. 446-449. IEEE, (2001)VLSI architecture of extended in-place path metric update for Viterbi decoders., , , и . ISCAS (4), стр. 206-209. IEEE, (2001)A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem., , , , и . ISCAS (1), стр. 500-503. IEEE, (1999)An efficient countermeasure against power attacks for ECC over GF(p)., , и . ISCAS, стр. 814-817. IEEE, (2014)Efficient path metric access for reducing interconnect overhead in Viterbi decoders., , , и . ISCAS, IEEE, (2006)Low-complexity Reed-Solomon decoder for optical communications., , и . ISCAS, стр. 4173-4176. IEEE, (2010)Subspace-Based Blind Channel Estimation for MIMO-OFDM Systems with Repetition Index., , , , , и . VTC Fall, стр. 1-5. IEEE, (2013)Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers., , , , и . DDECS, стр. 1-4. IEEE, (2019)