( en | de | ru )

 

Disambiguation of "Hironaka, Tetsuo"

Author of the publication

copydeleteadd this publication to your clipboard
Scheduling support hardware for multiprocessor system and its evaluations.

, , , and . Syst. Comput. Jpn., 37 (2): 79-95 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tetsuo Morino

Tetsuo Kishimoto

 

Other publications of authors with the same name

Design of superscalar processor with multi-bank register file., , , , , , , and . ISCAS (4), page 3507-3510. IEEE, (2005)Easy-going Development of Event-Driven Applications by Iterating a Search-Select-Superpose Loop., , , and . J. Inf. Process., (2019)SAIFU: Supporting Program Understanding by Automatic Indexing of Functionalities in Source Code., , , and . Int. J. Networked Distributed Comput., 7 (4): 167-174 (2019)Chip size and performance evaluations of shared cache for on-chip multiprocessor., , , , , and . Syst. Comput. Jpn., 36 (9): 1-13 (2005)A novel hierarchical multi-port cache., , , , , and . ESSCIRC, page 405-408. IEEE, (2003)Compact 12-port multi-bank register file test-chip in 0.35µm CMOS for highly parallel processors., , , , , and . ASP-DAC, page 551-552. IEEE Computer Society, (2004)Supporting Program Understanding by Automatic Indexing of Functionalities in Source Code., , , and . SERA, page 13-18. IEEE, (2019)OSAIFU: A Source Code Factorizer on Android Studio., , , , and . ICSME, page 422-425. IEEE, (2019)4-Port Unified Data/Instruction Cache Design with Distributed Crossbar and Interleaved Cache-Line Words., , , and . IEICE Trans. Electron., 90-C (11): 2157-2160 (2007)A coarse-grained reconfigurable architecture with low cost configuration data compression mechanism., , and . FPT, page 311-314. IEEE, (2003)