( en | de | ru )

 

Disambiguation of "Raymond, Pascal"

Author of the publication

copydeleteadd this publication to your clipboard
Terminating Exploration Of A Grid By An Optimal Number Of Asynchronous Oblivious Robots.

, , , , and . Comput. J., 64 (1): 132-154 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pascal Raymond

Raymond Hobrock

Raymond Wreschner

Raymond Hoheisel

Raymond Freymann

 

Other publications of authors with the same name

Terminating Exploration Of A Grid By An Optimal Number Of Asynchronous Oblivious Robots., , , , and . Comput. J., 64 (1): 132-154 (2021)Response time analysis of dataflow applications on a many-core processor with shared-memory and network-on-chip., , , , and . RTNS, page 61-69. ACM, (2019)Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory., , , , , , and . DATE, page 1-2. IEEE, (2023)Programming and verifying critical systems by means of the synchronous data-flow language LUSTRE., , and . SIGSOFT, page 112-119. ACM, (1991)Improving WCET Evaluation using Linear Relation Analysis., , , , , , , and . Leibniz Trans. Embed. Syst., 6 (1): 02:1-02:28 (2019)Specifying and Executing Reactive Scenarios With Lutin., , and . SLA++P@ETAPS, volume 203 of Electronic Notes in Theoretical Computer Science, page 19-34. Elsevier, (2007)Parallel code generation of synchronous programs for a many-core architecture., , , and . DATE, page 1139-1142. IEEE, (2018)Verification of Linear Hybrid Systems by Means of Convex Approximations., , and . SAS, volume 864 of Lecture Notes in Computer Science, page 223-237. Springer, (1994)From Discrete Duration Calculus to Symbolic Automata., , and . SLAP@ETAPS, volume 153 of Electronic Notes in Theoretical Computer Science, page 3-18. Elsevier, (2004)A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory., , , , and . RTSS, page 283-295. IEEE, (2020)