Author of the publication

Body-bias compensation technique for SubThreshold CMOS static logic gates.

, , and . SBCCI, page 267-272. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS multiplier based on the relationship between drain current and inversion charge., , , , and . IET Circuits Devices Syst., 3 (5): 239-247 (2009)Resizing Rules for MOS Analog-Design Reuse., , and . IEEE Des. Test Comput., 19 (2): 50-58 (2002)A fully balanced programmable sample-hold amplifier for low-voltage applications., , and . ISCAS, page 443-446. IEEE, (2000)Design and testing of a CMOS Self-Biased Current Source., , , and . ICECS, page 382-385. IEEE, (2019)Characterization of MOS transistor current mismatch., , , and . SBCCI, page 33-38. ACM, (2004)A compact charge-based MOSFET model for circuit simulation., , , and . ICECS, page 491-494. IEEE, (1998)The compact all-region MOSFET model: theory and applications., and . NEWCAS, page 166-169. IEEE, (2018)Digitally programmable switched-current FIR filter for low-voltage applications., , and . IEEE J. Solid State Circuits, 35 (4): 637-641 (2000)MOSFET Mismatch Modeling: A New Approach., , , and . IEEE Des. Test Comput., 23 (1): 20-29 (2006)Maximizing the Power Conversion Efficiency of Ultra-Low-Voltage CMOS Multi-Stage Rectifiers., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 967-975 (2015)