Author of the publication

A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding.

, , and . APCCAS, page 312-315. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Low-Power Parameterized Hardware Design for the One-Dimensional Discrete Fourier Transform of Variable Lengths., , and . Journal of Circuits, Systems, and Computers, 11 (4): 405-428 (2002)A Low Complexity High Quality Interger Motion Estimation Architecture Design for H.264/AVC., , , , , , and . APCCAS, page 398-401. IEEE, (2006)Low compute complexity BU-based rate control algorithm for H.264/AVC encoder., and . APCCAS, page 564-567. IEEE, (2010)A high-speed dual-phase processing pipelined domino circuit design with a built-in performance adjusting mechanism., and . VLSI-DAT, page 1-4. IEEE, (2012)A 3D hand tracking design for gesture control in complex environments., , and . VLSI-DAT, page 1-4. IEEE, (2015)A High-Speed/Low-Power Multiplier Using an Advanced Spurious Power Suppression Technique., , , and . ISCAS, page 3139-3142. IEEE, (2007)Design of a new signal security system., and . ISCAS (4), page 121-124. IEEE, (2002)A new group distributed arithmetic design for the one dimensional discrete Fourier transform., , and . ISCAS (1), page 421-424. IEEE, (2002)A power-aware IP core generator for the one-dimensional discrete Fourier transform., , , and . ISCAS (3), page 637-640. IEEE, (2004)An Adaptive Cross-Window stereo camera Distance Estimation technology and its system implementation for multiple applications., , and . VLSI-DAT, page 1-4. IEEE, (2017)