( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low-Latency Contro Structures with Slack.

, , и . ASYNC, стр. 164-173. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sergey Yakovlev

Alexandre Darmoise

Alexandre Martins

Alexandre Varnek

Alexandre Alexeev

 

Другие публикации лиц с тем же именем

Signal Graphs: From Self-Timed to Timed Ones., и . PNPM, стр. 199-206. IEEE Computer Society, (1985)Analyzing Semantics of Concurrent Hardware Specifications., и . ICPP (3), стр. 211-218. Pennsylvania State University Press, (1989)0-271-00686-2.Global interconnections in FPGAs: modeling and performance analysis., , , , , и . SLIP, стр. 51-58. ACM, (2008)Hardware and Petri Nets: Application to Asynchronous Circuit Design., , , , и . ICATPN, том 1825 из Lecture Notes in Computer Science, стр. 1-15. Springer, (2000)Low Latency Synchronization Through Speculation., и . PATMOS, том 3254 из Lecture Notes in Computer Science, стр. 278-288. Springer, (2004)Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis., , , , и . DAC, стр. 63-66. ACM Press, (1996)Synthesis of Speed-Independent Circuits from STG-Unfolding Segment., , , , и . DAC, стр. 16-21. ACM Press, (1997)Evaluation of energy-recovering interconnects for low-power 3D stacked ICs., , , и . 3DIC, стр. 1-5. IEEE, (2009)Modelling, analysis and synthesis of asynchronous control circuits using Petri nets., , , и . Integr., 21 (3): 143-170 (1996)A low latency asynchronous arbitration circuit., , и . IEEE Trans. Very Large Scale Integr. Syst., 2 (3): 372-377 (1994)