( en | de | ru )

 

Disambiguation of "Bhatia, Dinesh"

Author of the publication

copydeleteadd this publication to your clipboard
Automated Floorplanning for Partially Reconfigurable Designs on Heterogenrous FPGAs.

, and . CoRR, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dinesh Lathia

Dinesh Adhikary

Dinesh Thilakarathna

Aman Bhatia

Sanil Bhatia

 

Other publications of authors with the same name

Improved Algorithms for Routing on Two-Dimensional Grids., , , and . WG, volume 657 of Lecture Notes in Computer Science, page 114-122. Springer, (1992)fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits., , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 37-47. Springer, (2001)A priori wirelength and interconnect estimation based on circuit characteristic., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (7): 1054-1065 (2005)Machine learning based fast and accurate High Level Synthesis design space exploration: From graph to synthesis., , and . Integr., (2023)A smart door access system using finger print biometric system., and . IJMEI, 6 (3): 274-280 (2014)Generalized segmented channel routing., and . Great Lakes Symposium on VLSI, page 64-69. IEEE, (1994)Resource requirements and layouts for field programmable interconnection chips., and . IEEE Trans. Very Large Scale Integr. Syst., 8 (3): 346-355 (2000)Rapid and Reliable Routability Estimation for FPGAs., , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 242-252. Springer, (2002)PPA Based CNN Architecture Explorer., and . LASCAS, page 1-4. IEEE, (2022)MLSBench: A Benchmark Set for Machine Learning based FPGA HLS Design Flows., , and . LASCAS, page 1-4. IEEE, (2022)