Author of the publication

Low Power Sparse Approximation on Reconfigurable Analog Hardware.

, , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 2 (3): 530-541 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (6): 953-962 (2011)Large-scale field-programmable analog arrays for analog signal processing., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (11): 2298-2307 (2005)Mismatch Characterization and Calibration for Accurate and Automated Analog Design., and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (3): 548-556 (2013)A bio-physically inspired silicon neuron., and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (3): 477-488 (2005)Developing large-scale field-programmable analog arrays for rapid prototyping., , , and . Int. J. Embed. Syst., 1 (3/4): 179-192 (2005)Modeling and Implementation of Voltage-Mode CMOS Dendrites on a Reconfigurable Analog Platform., , , , and . IEEE Trans. Biomed. Circuits Syst., 6 (1): 76-84 (2012)Dynamics and Bifurcations in a Silicon Neuron., , and . IEEE Trans. Biomed. Circuits Syst., 4 (5): 320-328 (2010)Adaptive Algorithm Using Hot-Electron Injection for Programming Analog Computational Memory Elements Within 0.2% of Accuracy Over 3.5 Decades., , and . IEEE J. Solid State Circuits, 41 (9): 2107-2114 (2006)RASP 2.8: A new generation of floating-gate based field programmable analog array., , , , , , , and . CICC, page 213-216. IEEE, (2008)Reconfigurable Analog VLSI circuits for robot path planning., and . AHS, page 36-43. IEEE, (2011)