( en | de | ru )

 

Disambiguation of "Chaix, Fabien"

Author of the publication

copydeleteadd this publication to your clipboard
Variability-aware task mapping strategies for many-cores processor chips.

, , , and . IOLTS, page 55-60. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fabien Guilmineau

Fabien Abeille

Fabien Amarger

Fabien Gandon

Fabien Leurent

 

Other publications of authors with the same name

A Systematic Evaluation of Emerging Mesh-like CMP NoCs., , , , , , and . ANCS, page 159-170. IEEE Computer Society, (2015)Self-Recovering Parallel Applications in Multi-core Systems., , , , and . NCA, page 51-58. IEEE Computer Society, (2011)Fault-Tolerant Deadlock-Free Adaptive Routing for Any Set of Link and Node Failures in Multi-cores Systems., , , and . NCA, page 52-59. IEEE Computer Society, (2010)PART: Pinning Avoidance in RDMA Technologies., , , , , , , and . NOCS, page 1-8. IEEE, (2020)Analysis of Adaptive Mapping of Parallelized Application on Multicore System., , and . IPDPS Workshops, page 1329-1338. IEEE Computer Society, (2016)Optical network technologies for HPC: computer-architects point of view., , , , , , , and . IEICE Electron. Express, 13 (6): 20152007 (2016)Congestion-Aware Adaptive Routing in 2D-Mesh Multicores., , and . NCA, page 50-58. IEEE Computer Society, (2014)Towards Ideal Hop Counts in Interconnection Networks with Arbitrary Size., , , and . CANDAR, page 188-194. IEEE Computer Society, (2016)Variability-aware and fault-tolerant self-adaptive applications for many-core chips., , , and . ETS, page 1. IEEE Computer Society, (2013)The ExaNeSt Prototype: Evaluation of Efficient HPC Communication Hardware in an ARM-based Multi-FPGA Rack., , , , , , , , , and 14 other author(s). CoRR, (2023)