( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HMLib: Efficient Data Transfer for HLS Using Host Memory.

, , , , и . FPGA, стр. 50. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Weikang Zheng

Linhan Qiao

Miao Qiao

Wenchao Qiao

Wenbao Qiao

 

Другие публикации лиц с тем же именем

TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design., , , , , , , , , и 2 other автор(ы). ACM Trans. Reconfigurable Technol. Syst., 16 (4): 63:1-63:31 (декабря 2023)AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs., , , , , , , и . FPGA, стр. 81-92. ACM, (2021)RapidStream: Parallel Physical Implementation of FPGA HLS Designs., , , , , , , , , и . FPGA, стр. 1-12. ACM, (2022)Democratizing Domain-Specific Computing., , , , и . CoRR, (2022)High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms., , , , , и . FCCM, стр. 37-44. IEEE Computer Society, (2018)High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms: (Abstract Only)., , , , , , и . FPGA, стр. 291. ACM, (2018)TAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design., , , , , , , , , и 2 other автор(ы). CoRR, (2022)TopSort: A High-Performance Two-Phase Sorting Accelerator Optimized on HBM-Based FPGAs., , , , и . IEEE Trans. Emerg. Top. Comput., 11 (2): 404-419 (апреля 2023)Democratizing Domain-Specific Computing., , , , и . Commun. ACM, 66 (1): 74-85 (2023)FANS: FPGA-Accelerated Near-Storage Sorting., , , , и . FCCM, стр. 106-114. IEEE, (2021)