From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A frequency up-conversion and two-step channel selection embedded CMOS D/A interface., , , , и . ISCAS (1), стр. 392-395. IEEE, (2005)A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits., , и . ISCAS, IEEE, (2006)New impulse sampled IIR switched-capacitor interpolators., , и . ICECS, стр. 203-206. IEEE, (1996)An 11b 60MS/s 2.1mW two-step time-interleaved SAR-ADC with reused S&H., , , , , , , , и . ESSCIRC, стр. 218-221. IEEE, (2010)A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Δ Σ Modulator With Multirate Opamp Sharing., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (10): 2641-2654 (2017)A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations., , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 354-363 (2017)A linear-phase halfband SC video interpolation filter with coefficient-sharing and spread-reduction., , и . ISCAS, стр. 177-180. IEEE, (2000)A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC., , , , и . VLSIC, стр. 90-91. IEEE, (2012)A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibration., , , , , и . ESSCIRC, стр. 363-366. IEEE, (2011)Jitter-resistant Capacitor Based Sine-Shaped DAC for Continuous-Time Sigma-Delta modulators., , , , и . ISCAS, стр. 1348-1351. IEEE, (2014)