( en | de | ru )

 

Disambiguation of "Joshi, Ajay"

Author of the publication

copydeleteadd this publication to your clipboard
A 2-slot time-division multiplexing (TDM) interconnect network for gigascale integration (GSI).

, and . SLIP, page 64-68. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ajay Chavan

Godwin Olu Ajayi

Jidnyasa Joshi

Ajay Wakhloo

Ajay Moza

 

Other publications of authors with the same name

Sub-threshold logic circuit design using feedback equalization., and . DATE, page 1-6. European Design and Automation Association, (2014)UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs., , , , , , , , and . ACM Trans. Archit. Code Optim., 13 (4): 35:1-35:25 (2016)MGSim + MGMark: A Framework for Multi-GPU System Research., , , , , , , , , and 3 other author(s). CoRR, (2018)Thermal management of manycore systems with silicon-photonic networks., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Design of Reliable and Secure Multipliers by Multilinear Arithmetic Codes., , , and . ICICS, volume 5927 of Lecture Notes in Computer Science, page 47-62. Springer, (2009)Neural network-based accelerators for transcendental function approximation., , , and . ACM Great Lakes Symposium on VLSI, page 169-174. ACM, (2014)Efficient Sealable Protection Keys for RISC-V., , , and . CoRR, (2020)MGPU-TSM: A Multi-GPU System with Truly Shared Memory., , , , , , , , and . CoRR, (2020)FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption., , , , , , , and . CoRR, (2022)Leveraging Residue Number System for Designing High-Precision Analog Deep Neural Network Accelerators., , , , and . CoRR, (2023)