Author of the publication

Spectral partitioning: The more eigenvectors, the better

, , and . Proc. ACM/IEEE Design Automation Conf, page 195--200. (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multilevel Circuit Partitioning., , and . DAC, page 530-533. ACM Press, (1997)Mountain-mover: An intuitive logic shifting heuristic for improving timing slack violating paths., , , , and . ASP-DAC, page 350-355. IEEE, (2013)Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 726-739 (2015)Accurate estimation of global buffer delay within a floorplan., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1140-1145 (2006)Effective free space management for cut-based placement via analytical constraint generation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1343-1353 (2003)Porosity-aware buffered Steiner tree construction., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (4): 517-526 (2004)Optimal path routing in single- and multiple-clock domain systems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (11): 1580-1588 (2003)MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1237-1250 (2018)Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique., , , , , , and . ISPD, page 104-109. ACM, (2002)GLARE: global and local wiring aware routability evaluation., , , , , , , , , and . DAC, page 768-773. ACM, (2012)