( en | de | ru )

 

Disambiguation of "Yan, Shouli"

Author of the publication

copydeleteadd this publication to your clipboard
Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter.

, , and . ASP-DAC, page 292-297. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shouli Lu

Yan Yan

Shanshan Yan

Americanization in China: an analysis of General Motors and its strategies in China. Uni Mainz, (2009)

Yan Xu

Untersuchungen zur Verleimung von Holz und Holzspanplatten mit UF-Leimharzen und PMDI. TU Braunschweig, (2009)

Yan Zhang

 

Other publications of authors with the same name

Design and modeling of a 16-bit 1.5MSPS successive approximation ADC with non-binary capacitor array., , and . ACM Great Lakes Symposium on VLSI, page 161-164. ACM, (2003)A low power 1.1 MHz CMOS continuous-time delta-sigma modulator with active-passive loop filters., and . ISCAS, IEEE, (2006)A Mixed Signal (Analog-Digital) Integrator Design., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (7): 1409-1417 (2012)A Robust and Scalable Constant- gm Rail-to-Rail CMOS Input Stage With Dynamic Feedback for VLSI Cell Libraries., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (3): 804-816 (2008)A Discrete-Time Input Delta Sigma ADC Architecture Using a Dual-VCO-Based Integrator., , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (11): 848-852 (2010)A new ratio-independent A/D conversion technique for high-resolution pipeline A/D converters., and . ISCAS (3), page 1960-1963. IEEE, (2005)An auto-tuning structure for continuous time sigma-delta AD converter and high precision filters., , and . ISCAS (5), page 593-596. IEEE, (2002)An improved frequency and phase synthesis architecture., and . ISCAS, IEEE, (2006)A Robust Rail-to-Rail Input Stage with Constant-gm and Constant Slew Rate Using a Novel Level Shifter., and . ISCAS, page 477-480. IEEE, (2007)A 0.4 ps-RMS-Jitter 1-3 GHz Ring-Oscillator PLL Using Phase-Noise Preamplification., , and . IEEE J. Solid State Circuits, 43 (9): 2079-2089 (2008)