Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.

R. Guo, S. Reddy, and I. Pomeranz. DAC, page 653-659. ACM Press, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

Other publications of authors with the same name

Improving the Accuracy of Defect Diagnosis with Multiple Sets of Candidate Faults.I. Pomeranz. IEEE Trans. Computers, 65 (7): 2332-2338 (2016)On multiple bridging faults.I. Pomeranz, and S. Reddy. VTS, page 221-226. IEEE Computer Society, (2010)On Maximizing the Fault Coverage for a Given Test Length Limit in a Synchronous Sequential Circuit.I. Pomeranz, and S. Reddy. IEEE Trans. Computers, 53 (9): 1121-1133 (2004)Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times.I. Pomeranz, and S. Reddy. IEEE Trans. Computers, 51 (4): 409-419 (2002)On Improving Fault Diagnosis for Synchronous Sequential Circuits.I. Pomeranz, and S. Reddy. DAC, page 504-509. ACM Press, (1994)INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning.I. Pomeranz, and S. Reddy. DAC, page 80-85. ACM Press, (1993)Test Compaction Under Bounded Transparent-Scan.I. Pomeranz. VTS, page 1-6. IEEE, (2019)On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes.I. Pomeranz. DATE, page 1083-1088. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Reducing the storage requirements of a test sequence by using a background vector.I. Pomeranz, and S. Reddy. DATE, page 1237-1242. IEEE Computer Society, (2010)Interconnect-aware tests to complement gate-exhaustive tests.I. Pomeranz, and S. Venkataraman. ETS, page 1-6. IEEE, (2018)

BibSonomy

Disambiguation of "Pomeranz, Irith"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.

Please choose a person to relate this publication to

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Pomeranz, Irith"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.

Please choose a person to relate this publication to

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.