Author of the publication

The mechanism of China textile industry shift: Strategies and behaviors of buyers and suppliers.

, , , and . IEEM, page 1658-1662. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Live Demonstration: A self-powered ultraviolet radiation monitoring platform based on nonvolatile processor., , , , and . ISCAS, page 1-. IEEE, (2018)Impact of supply chain information sharing on performance of fashion enterprises., , , and . J. Enterp. Inf. Manag., 32 (6): 913-935 (2019)STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 55 (2): 465-477 (2020)Block-Wise Dynamic-Precision Neural Network Training Acceleration via Online Quantization Sensitivity Analytics., , , , , and . ASP-DAC, page 372-377. ACM, (2023)A 28nm 2D/3D Unified Sparse Convolution Accelerator with Block-Wise Neighbor Searcher for Large-Scaled Voxel-Based Point Cloud Network., , , , , , , and . ISSCC, page 328-329. IEEE, (2023)A 2-GHz Direct Digital Frequency Synthesizer Based on LUT and Rotation., , , , , , and . ISCAS, page 1-5. IEEE, (2018)Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor., , , , , , and . ISLPED, page 103-108. ACM, (2020)Sticker: A 0.41-62.1 TOPS/W 8Bit Neural Network Processor with Multi-Sparsity Compatible Convolution Arrays and Online Tuning Acceleration for Fully Connected Layers., , , , , , , , , and 1 other author(s). VLSI Circuits, page 33-34. IEEE, (2018)A 4-Mbps 41-pJ/bit On-off Keying Transceiver for Body-channel Communication with Enhanced Auto Loss Compensation Technique., , , , , , and . A-SSCC, page 173-176. IEEE, (2019)A Sparse-Adaptive CNN Processor with Area/Performance balanced N-Way Set-Associate PE Arrays Assisted by a Collision-Aware Scheduler., , , , , , , , , and . A-SSCC, page 61-64. IEEE, (2019)