( en | de | ru )

 

Disambiguation of "Kyung, Chong-Min"

Author of the publication

copydeleteadd this publication to your clipboard
Topology Synthesis for Low Power Cascaded Crossbar Switches.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 2041-2045 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kyung-Min Chung

Kyung-Bae Min

Kyung-Hoon Min

Choy Kyungcheol

Suk-Hun Kyung

 

Other publications of authors with the same name

Suppressing rolling-shutter distortion of CMOS image sensors by motion vector detection., , and . IEEE Trans. Consumer Electronics, 54 (4): 1479-1487 (2008)Two Complementary Approaches for Microcode Bit Optimization., , and . IEEE Trans. Computers, 43 (2): 234-239 (1994)CeRA: A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation., , and . IEEE Trans. Computers, 53 (7): 829-842 (2004)A C-Based RTL Design Verification Methodology for Complex Microprocessor., , , , , , , and . DAC, page 83-88. ACM Press, (1997)Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (1): 110-123 (2011)Hybrid Discriminator With Correlative Autoencoder for Anomaly Detection., , and . IEEE Access, (2021)Design and Implementation of an Indoor Ambient Noise Monitoring System with Localization., , and . UEMCON, page 824-829. IEEE, (2019)MetaCore: an application-specific programmable DSP development system., , , , , , , , , and 1 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 8 (2): 173-183 (2000)Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture., and . Microprocess. Microsystems, 28 (5-6): 341-350 (2004)Temperature-aware energy minimization of 3D-stacked L2 DRAM cache through DVFS., , , and . ISOCC, page 475-478. IEEE, (2012)