Author of the publication

A Third-Order Low-Distortion Delta-Sigma Modulator with Opamp Sharing and Relaxed Feedback Path Timing.

, , , , , and . IEICE Trans. Electron., 95-C (11): 1799-1809 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A new level converter for low-power applications., , and . ISCAS (1), page 113-116. IEEE, (2001)A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach., , , and . ISLPED, page 252-256. ACM, (2004)A Simple Implementation of Nonlinear-Carrier Control for Power Factor Correction Rectifier With Variable Slope Ramp on Field-Programmable Gate Array., , and . IEEE Trans. Ind. Informatics, 9 (3): 1322-1329 (2013)Design and implementation of the tree-based fuzzy logic controller., and . IEEE Trans. Syst. Man Cybern. Part B, 27 (3): 475-487 (1997)Novel 10-Bit Impedance-to-Digital Converter for Electrochemical Impedance Spectroscopy Measurements., , , , and . IEEE Trans. Biomed. Circuits Syst., 11 (2): 370-379 (2017)Performance-directed compaction for VLSI symbolic layouts., , , and . Comput. Aided Des., 27 (1): 65-74 (1995)An iterative enhanced super-resolution system with edge-dominated interpolation and adaptive enhancements., , , and . EURASIP J. Adv. Signal Process., (2015)Design of adaptive fuzzy logic controller based on linguistic-hedge concepts and genetic algorithms., , and . IEEE Trans. Syst. Man Cybern. Part B, 31 (1): 32-53 (2001)System level design of a spatio-temporal video resampling architecture., , , and . ISCAS, page 2797-2800. IEEE, (2008)A 1-v 9-bit, 2.5-Msample/s pipelined ADC with merged switched-opamp and opamp-sharing techniques., and . ISCAS (3), page 1972-1975. IEEE, (2005)