( en | de | ru )

 

Disambiguation of "Choi, Byung-Gil"

Author of the publication

copydeleteadd this publication to your clipboard
A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput.

, , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 472-616. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Byung-Kwon Choi

Ok-Byung Choi

Byung-Kwon Choi

Byung-Ho Choi

Byung-Jin Choi

 

Other publications of authors with the same name

3D-Subspace-Based Auto-Paired Azimuth Angle, Elevation Angle, and Range Estimation for 24G FMCW Radar with an L-Shaped Array., , , and . Sensors, 18 (4): 1113 (2018)3D Target Localization of Modified 3D MUSIC for a Triple-Channel K-Band Radar., , , and . Sensors, 18 (5): 1634 (2018)A 0.1µm 1.8V 256Mb 66MHz Synchronous Burst PRAM., , , , , , , , , and 11 other author(s). ISSCC, page 487-496. IEEE, (2006)A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput., , , , , , , , , and 17 other author(s). ISSCC, page 472-616. IEEE, (2007)Mammographic Artifacts on Full-Field Digital Mammography., , , , , and . J. Digital Imaging, 27 (2): 231-236 (2014)A 90 nm 1.8 V 512 Mb Diode-Switch PRAM With 266 MB/s Read Throughput., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 43 (1): 150-162 (2008)Long-Range Drone Detection of 24 G FMCW Radar with E-plane Sectoral Horn Array., , , , and . Sensors, 18 (12): 4171 (2018)A 0.18-μm 3.0-V 64-Mb nonvolatile phase-transition random access memory (PRAM)., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 40 (1): 293-300 (2005)Full-field digital mammography image data storage reduction using a crop tool., , , and . Int. J. Comput. Assist. Radiol. Surg., 10 (5): 509-515 (2015)A 0.1-µm 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read Operation., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 42 (1): 210-218 (2007)