Author of the publication

HoPP: Hardware-Software Co-Designed Page Prefetching for Disaggregated Memory.

, , , , , , , , , and . HPCA, page 1168-1181. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Suppressing the Interference Within a Datacenter: Theorems, Metric and Strategy., , , , and . IEEE Trans. Parallel Distributed Syst., 35 (5): 732-750 (May 2024)MCC: A Predictable and Scalable Massive Client Load Generator., , , and . Bench, volume 12093 of Lecture Notes in Computer Science, page 319-331. Springer, (2019)Characterizations and Architectural Implications of NVM's External DRAM Cache., , , and . HPCC/SmartCity/DSS, page 373-380. IEEE, (2019)A Data-Driven Framework for TCP to Achieve Flexible QoS Control in Mobile Data Networks., , , , , , , and . IWQoS, page 1-11. IEEE, (2023)A Lightweight CNN Using HSIC Fine-Tuning for Fingerprint Liveness Detection., , , and . CCBR, volume 12878 of Lecture Notes in Computer Science, page 240-247. Springer, (2021)MIMS: Towards a Message Interface Based Memory System., , , , , , and . J. Comput. Sci. Technol., 29 (2): 255-272 (2014)HMTT: A Hybrid Hardware/Software Tracing System for Bridging Memory Trace's Semantic Gap, , , , , , and . CoRR, (2011)Twin-Load: Building a Scalable Memory System over the Non-Scalable Interface., , , , and . CoRR, (2015)MIMS: Towards a Message Interface based Memory System, , , , , , , , , and . CoRR, (2013)Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture., , , , , and . ICS, page 379. ACM, (2011)