Author of the publication

A Novel Sub-5-nm Node Dual-Workfunction Folded Cascode Nanosheet FETs for Low Power Mobile Applications.

, and . IEEE Access, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Neural Approach for Modeling and Optimizing Si-MOSFET Manufacturing., , , and . IEEE Access, (2020)Curing Process on Passivation Layer for Backside-Illuminated CMOS Image Sensor Application., , , , , , , and . IEEE Access, (2023)Holistic Optimization of Trap Distribution for Performance/Reliability in 3-D NAND Flash Using Machine Learning., , , , , , , , and . IEEE Access, (2023)DC Performance Variations by Grain Boundary in Source/Drain Epitaxy of Sub-3-nm Nanosheet Field-Effect Transistors., , , , , , and . IEEE Access, (2022)Analysis of TSV-Induced Mechanical Stress and Electrical Noise Coupling in Sub 5-nm Node Nanosheet FETs for Heterogeneous 3D-ICs., , and . IEEE Access, (2021)A Novel Sub-5-nm Node Dual-Workfunction Folded Cascode Nanosheet FETs for Low Power Mobile Applications., and . IEEE Access, (2020)Monolithic 3D 6T-SRAM Based on Newly Designed Gate and Source/Drain Bottom Contact Schemes., , , , , and . IEEE Access, (2021)Front-side and Back-side Power Delivery Network Guidelines for 2nm node High Perf Computing and Mobile SoC applications., , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Extraction of Device Structural Parameters Through DC/AC Performance Using an MLP Neural Network Algorithm., , , , , , , and . IEEE Access, (2022)Cryogenic Body Bias Effect in DRAM Peripheral and Buried-Channel-Array Transistor for Quantum Computing Applications., , , , , , , and . IEEE Access, (2024)