Author of the publication

Circuit and System Designs of Ultra-Low Power Sensor Nodes With Illustration in a Miniaturized GNSS Logger for Position Tracking: Part I - Analog Circuit Techniques.

, , , , , , , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2237-2249 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Theoretical Treatment of PA Power Optimization in Clipped MIMO-OFDM Systems., and . GLOBECOM, page 1-6. IEEE, (2009)Power Optimized PA Clipping for MIMO-OFDM Systems., and . IEEE Trans. Wirel. Commun., 10 (9): 2823-2828 (2011)Energy-Constrained Link Adaptation for MIMO OFDM Wireless Communication Systems., and . IEEE Trans. Wirel. Commun., 9 (9): 2820-2832 (2010)A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware., , , , , , , and . J. Signal Process. Syst., 90 (5): 727-741 (2018)A 1.5-μW Fully-Integrated Keyword Spotting SoC in 28-nm CMOS With Skip-RNN and Fast-Settling Analog Frontend for Adaptive Frame Skipping., , , , , , , and . IEEE J. Solid State Circuits, 59 (1): 29-39 (January 2024)A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 55 (4): 933-944 (2020)An Acoustic Signal Processing Chip With 142-nW Voice Activity Detection Using Mixer-Based Sequential Frequency Scanning and Neural Network Classification., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 54 (11): 3005-3016 (2019)Instantaneous Feedback-Based Opportunistic Symbol Length Adaptation for Reliable Communication., , and . IEEE Trans. Commun., 71 (7): 3876-3888 (July 2023)A 22nm 3.5TOPS/W Flexible Micro-Robotic Vision SoC with 2MB eMRAM for Fully-on-Chip Intelligence., , , , , , , , and . VLSI Technology and Circuits, page 72-73. IEEE, (2022)Super-Resolution Time-of-Arrival Estimation using Neural Networks., , and . EUSIPCO, page 1692-1696. IEEE, (2020)