( en | de | ru )

 

Disambiguation of "Ali, Ahmed M. A."

Author of the publication

copydeleteadd this publication to your clipboard
Analysis and Comparison of High-Resolution GS/s Samplers in Advanced BiCMOS and CMOS.

, , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (5): 532-536 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ahmed Ali Ahmed

Ahmed Ali

Ahmed Ali

Ahmed Ali

ali

 

Other publications of authors with the same name

Analysis and Comparison of High-Resolution GS/s Samplers in Advanced BiCMOS and CMOS., , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (5): 532-536 (2018)A 100-dB SFDR 80-MSPS 14-Bit 0.35-$ muhbox m$BiCMOS Pipeline ADC., , , , , , and . IEEE J. Solid State Circuits, 41 (9): 2144-2153 (2006)High speed pipelined ADCs: Fundamentals and variants.. CICC, page 1-145. IEEE, (2018)Correction of operational amplifier gain error in pipelined A/D converters., and . ISCAS (1), page 568-571. IEEE, (2001)Guest Editorial Introduction to the Special Issue on the 2022 IEEE International Solid-State Circuits Conference (ISSCC)., , , , and . IEEE J. Solid State Circuits, 57 (12): 3509-3513 (2022)A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration., , , , , , , and . IEEE J. Solid State Circuits, 55 (12): 3210-3224 (2020)A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 45 (12): 2602-2612 (2010)A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter., , , , , , and . IEEE J. Solid State Circuits, 41 (8): 1846-1855 (2006)A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither., , , , , , , , , and 7 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)A 14-bit 125 MS/s IF/RF sampling pipelined A/D converter., , , , , , and . CICC, page 391-394. IEEE, (2005)