Author of the publication

A Logistic Based Mathematical Model to Optimize Duplicate Elimination Ratio in Content Defined Chunking Based Big Data Storage System.

, , , , , and . Symmetry, 8 (7): 69 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of Low Complexity Adjustable Filter Bank for Personalized Hearing Aid Solutions., and . IEEE ACM Trans. Audio Speech Lang. Process., 23 (5): 923-931 (2015)PT-LRU: a probabilistic page replacement algorithm for NAND flash-based consumer electronics., , , and . IEEE Trans. Consumer Electron., 60 (4): 614-622 (2014)Exploiting Cross-Layer Hotness Identification to Improve Flash Memory System Performance., , , , , , and . NPC, volume 9966 of Lecture Notes in Computer Science, page 17-28. (2016)VIOS: A Variation-Aware I/O Scheduler for Flash-Based Storage Systems., , , , , , and . NPC, volume 9966 of Lecture Notes in Computer Science, page 3-16. (2016)TextGen: a realistic text data content generation method for modern storage system benchmarks., , , , , and . Frontiers Inf. Technol. Electron. Eng., 17 (10): 982-993 (2016)A Logistic Based Mathematical Model to Optimize Duplicate Elimination Ratio in Content Defined Chunking Based Big Data Storage System., , , , , and . Symmetry, 8 (7): 69 (2016)GPS Calibrated Ad-Hoc Localization for Geosocial Networking., , and . UIC, volume 6406 of Lecture Notes in Computer Science, page 52-66. Springer, (2010)A mechanism of automated monitoring deployment in grid environment., , and . QSHINE, page 43. ICST, (2008)IncPregel: an incremental graph parallel computation model., , , and . Frontiers Comput. Sci., 12 (6): 1076-1089 (2018)DLV: Exploiting Device Level Latency Variations for Performance Improvement on Flash Memory Storage Systems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (8): 1546-1559 (2018)