( en | de | ru )

 

Disambiguation of "Gangopadhyay, Samantak"

Author of the publication

copydeleteadd this publication to your clipboard
Integrated power management in IoT devices under wide dynamic ranges of operation.

, , and . DAC, page 149:1-149:6. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Subhashis Gangopadhyay

 

Other publications of authors with the same name

UVFR: A Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V operating range, 99.4% current efficiency and 27% supply guardband reduction., , , , and . ESSCIRC, page 321-324. IEEE, (2016)Integrated power management in IoT devices under wide dynamic ranges of operation., , and . DAC, page 149:1-149:6. ACM, (2015)The role of adaptation and resiliency in computation and power management., , and . ICCAD, page 74-79. IEEE, (2014)A 7nm Leakage-Current-Supply Circuit for LDO Dropout Voltage Reduction., , , , , , , , , and 2 other author(s). VLSI Circuits, page 126-. IEEE, (2019)5.6 A 0.13μm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range., , and . ISSCC, page 1-3. IEEE, (2015)Efficient Signal Reconstruction via Distributed Least Square Optimization on a Systolic FPGA Architecture., , , , and . ICASSP, page 1493-1497. IEEE, (2019)A Quad-Output Elastic Switched Capacitor Converter and Per-Core LDO with 87% Power Efficiency and 2.5× Core-Frequency Range Improvement., , and . ISCAS, page 1-5. IEEE, (2020)Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads., , , and . DATE, page 1-6. European Design and Automation Association, (2014)A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital Circuits., , , and . IEEE J. Solid State Circuits, 49 (11): 2684-2693 (2014)A FeFET Based Processing-In-Memory Architecture for Solving Distributed Least-Square Optimizations., , , , , , , , , and 2 other author(s). DRC, page 1-2. IEEE, (2018)