( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Exploiting an I-IP for both Test and Silicon Debug of Microprocessor Cores.

, , , и . MTV, стр. 55-62. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michelangelo Canzoneri

Vincent Grosso

Michelangelo Fiore

Michelangelo Scalone

Michelangelo Anastassiades

 

Другие публикации лиц с тем же именем

Test Considerations about the Structured ASIC Paradigm., и . DDECS, стр. 232-233. IEEE Computer Society, (2006)A novel scalable and reconfigurable emulation platform for embedded systems verification., , , , , и . ISCAS, стр. 865-868. IEEE, (2010)On the test of single via related defects in digital VLSI designs., , и . DDECS, стр. 1-6. IEEE, (2020)Recent Trends and Perspectives on Defect-Oriented Testing., , , , , , , , , и 11 other автор(ы). IOLTS, стр. 1-10. IEEE, (2022)Comparing different solutions for testing resistive defects in low-power SRAMs., , , , , , и . LATS, стр. 1-6. IEEE, (2021)Functional test generation for DMA controllers., , , , , и . LATW, стр. 1-6. IEEE, (2010)A compact IGBT electro-thermal model in Verilog-A for fast system-level simulation., , , , и . IECON, стр. 3793-3798. IEEE, (2016)An on-line fault detection technique based on embedded debug features., , , , , и . IOLTS, стр. 167-172. IEEE Computer Society, (2010)Software-Based Self-Test for Delay Faults., , и . VLSI-SoC (Selected Papers), том 586 из IFIP Advances in Information and Communication Technology, стр. 1-19. Springer, (2019)A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions., , , , , и . VTS, стр. 389-394. IEEE Computer Society, (2008)