( en | de | ru )

 

Disambiguation of "Perkowski, Marek A."

Author of the publication

copydeleteadd this publication to your clipboard
Quantum Finite State Machines as Sequential Quantum Circuits.

, and . ISMVL, page 92-97. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dawid Perkowski

Sybille Perkowski

Nicolas Perkowski

Katja Marek

Rekonstruktion und Kulturgesellschaft. Uni Kassel, (2009)

Andrea Marek

 

Other publications of authors with the same name

A Group Algebraic Approach to NPN Classification of Boolean Functions., , , , , and . Theory Comput. Syst., 63 (6): 1278-1297 (2019)Synthesis of memristive circuits based on stateful IMPLY gates using an evolutionary algorithm with a correction function., , and . NANOARCH, page 97-102. ACM, (2016)Minimization of GRM Forms with a Genetic Algorithm, and . Genetic Programming 1997: Proceedings of the Second Annual Conference, page 362. Stanford University, CA, USA, Morgan Kaufmann, (13-16 July 1997)Bi-Directional Synthesis of 4-Bit Reversible Circuits., , , and . Comput. J., 51 (2): 207-215 (2008)Free Kronecker decision diagrams and their application to Atmel 6000 series FPGA mapping., and . EURO-DAC, page 8-13. IEEE Computer Society, (1994)A Minimal Universal Test Set for Self-Test of EXOR-Sum-of-Products Circuits., , and . IEEE Trans. Computers, 49 (3): 267-276 (2000)A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays., , , and . DAC, page 321-326. ACM Press, (1994)Quantum Machine Learning, Logic Minimization, and Circuit Design by Optimizing Ternary-Input Binary-Output Kronecker Reed-Muller Forms., , and . FLAP, 9 (3): 733-780 (2022)Quantum Algorithms for Unate and Binate Covering Problems with Application to Finite State Machine Minimization., and . FLAP, 10 (6): 993-1023 (2023)Multi-Level Logic Synthesis Based on Kronecker Decision Diagrams and Boolean Ternary Decision Diagrams for Incompletely Specified Functions., , , and . VLSI Design, 3 (3-4): 301-313 (1995)