( en | de | ru )

 

Disambiguation of "Cattaneo, Riccardo"

Author of the publication

copydeleteadd this publication to your clipboard
Relocation-Aware Floorplanning for Partially-Reconfigurable FPGA-Based Systems.

, , , , and . IPDPS Workshops, page 97-104. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eduardo Cattaneo

Paolo Cattaneo

Alfredo Cattaneo

Giorgio Cattaneo

Cristian Cattaneo

 

Other publications of authors with the same name

SMASH: A heuristic methodology for designing partially reconfigurable MPSoCs., , , , and . RSP, page 102-108. IEEE, (2013)The autonomic operating system research project: achievements and future directions., , , , , and . DAC, page 77:1-77:10. ACM, (2013)A Framework for Thermal and Performance Management., , , , , and . MAD, USENIX Association, (2012)Runtime adaptation on dataflow HPC platforms., , , , , and . AHS, page 84-91. IEEE, (2013)Explicitly isolating data and computation in high level synthesis: the role of polyhedral framework., , , and . ReConFig, page 1-6. IEEE, (2015)A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops., , , , , and . ICCAD, page 77. ACM, (2016)Power-awareness and smart-resource management in embedded computing systems., , , , , , , , , and . CODES+ISSS, page 94-103. IEEE, (2015)On the role of polyhedral analysis in high performance reconfigurable hardware based computing systems.. Polytechnic University of Milan, Italy, (2015)K-Ways Partitioning of Polyhedral Process Networks: A Multi-level Approach., , , and . IPDPS Workshops, page 182-189. IEEE Computer Society, (2015)On how to efficiently accelerate brain network analysis on FPGA-based computing system., , , , , and . ReConFig, page 1-6. IEEE, (2015)