Author of the publication

A Wide-tuning-range and Reduced-fractional-spurs Synthesizer Combining Sigma-Delta Fractional-N and Integer Flying-Adder Techniques.

, , and . ISCAS, page 1377-1380. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analysis of Harmonic Energy Distribution Portfolio for Digital-to-Frequency Converters., , and . IEEE Trans. Instrumentation and Measurement, 59 (10): 2770-2778 (2010)Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication.. IEEE Trans. Very Large Scale Integr. Syst., 23 (7): 1335-1344 (2015)A "Flying-Adder" frequency synthesis architecture of reducing VCO stages., and . IEEE Trans. Very Large Scale Integr. Syst., 13 (2): 201-210 (2005)A Method of Low-Cost Pure-Digital GPS Disciplined Clock for Improving Frequency Accuracy and Steering Frequency Through TAF-DPS Frequency Synthesizer., , , , , and . IEEE Trans. Instrum. Meas., (2021)Crack Fault Diagnosis Based on MEP Based Neural Network., , , and . ISCSCT (1), page 635-639. IEEE Computer Society, (2008)A 0.02 Ppb/Step Wide Range DCXO Based on Time-Average-Frequency: Demonstration on FPGA., and . ISCAS, page 1-5. IEEE, (2019)All digital FPGA-implementable time-average-frequency direct period synthesis for IoT applications.. ISCAS, page 1-4. IEEE, (2017)Flying-Adder Fractional Divider Based Integer-N PLL: 2nd Generation FAPLL as On-Chip Frequency Generator for SoC., , and . IEEE J. Solid State Circuits, 48 (2): 441-455 (2013)A "Flying-Adder" On-Chip Frequency Generator for Complex SoC Environment.. IEEE Trans. Circuits Syst. II Express Briefs, 54-II (12): 1067-1071 (2007)The Effects of Flying-Adder Clocks on Digital-to-Analog Converters., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (1): 1-5 (2010)