( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
From OpenCL to gates: The FFT.

, , и . GlobalSIP, стр. 1238-1241. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Márcio Antônio de Paiva

César Paiva

Rodrigo Paiva

Antônio Firmino Paiva

Pedro Paiva Brito

 

Другие публикации лиц с тем же именем

Real-time HD image distortion correction in heterogeneous parallel computing systems using efficient memory access patterns., , и . J. Real-Time Image Processing, 11 (1): 83-91 (2016)Scalable and parallel codec architectures for the DVB-S2 FEC system., , , , , , , и . APCCAS, стр. 1506-1509. IEEE, (2008)Parallel LDPC Decoding on the Cell/B.E. Processor., , , и . HiPEAC, том 5409 из Lecture Notes in Computer Science, стр. 389-403. Springer, (2009)Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design., , , , и . EURASIP J. Wireless Comm. and Networking, (2012)Flexible non-binary LDPC decoding on FPGAs., , , и . ICASSP, стр. 1936-1940. IEEE, (2014)How GPUs can outperform ASICs for fast LDPC decoding., , и . ICS, стр. 390-399. ACM, (2009)Massively LDPC Decoding on Multicore Architectures., , и . IEEE Trans. Parallel Distributed Syst., 22 (2): 309-322 (2011)Exploiting Compute Caches for Memory Bound Vector Operations., , , , и . SBAC-PAD, стр. 197-200. IEEE, (2018)Flexible Parallel Architecture for DVB-S2 LDPC Decoders., , , , , и . GLOBECOM, стр. 3265-3269. IEEE, (2007)Optimized Fast Walsh-Hadamard Transform on GPUs for non-binary LDPC decoding., , и . Parallel Comput., 40 (9): 449-453 (2014)