( en | de | ru )

 

Disambiguation of "Lam, Herman"

Author of the publication

copydeleteadd this publication to your clipboard
A scalable RC architecture for mean-shift clustering.

, , , , and . ASAP, page 370-374. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Herman Hahlo

Herman Lubenstein

Herman Widjaja

Herman Kuipers

Herman Wehling

 

Other publications of authors with the same name

Performance and productivity evaluation of hybrid-threading HLS versus HDLs., , , and . HPEC, page 1-7. IEEE, (2015)NIIIP-SMART: an investigation of distributed object approaches to support MES development and deployment in a virtual enterprise., , , , , , , , and . EDOC, page 366-377. IEEE, (1998)A real-time, power-efficient architecture for mean-shift image segmentation., , , , and . J. Real-Time Image Processing, 14 (2): 379-394 (2018)Transformation of Data Traversals and Operations in Application Programs to Account for Semantic Changes of Databases., , and . ACM Trans. Database Syst., 6 (2): 255-294 (1981)Science gateways made easy: the In-VIGO approach., , , , , and . Concurr. Comput. Pract. Exp., 19 (6): 905-919 (2007)Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing., , , , and . ACM Trans. Reconfigurable Technol. Syst., 5 (4): 21:1-21:30 (2012)An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing., , , , , , , , , and . IEEE Des. Test Comput., 28 (4): 68-77 (2011)On Semantic Verification of Object-Oriented Database Schemas., and . NGITS, (1993)Behavioral Emulation for Scalable Design-Space Exploration of Algorithms and Architectures., , , , , and . ISC Workshops, volume 9945 of Lecture Notes in Computer Science, page 5-17. (2016)An information-theoretic approach to motor action decoding with a reconfigurable parallel architecture., , , , and . EMBC, page 4621-4624. IEEE, (2011)