Author of the publication

Congestion-controlled best-effort communication for networks-on-chip.

, , , and . DATE, page 948-953. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Decoupled inter- and intra-application scheduling for composable and robust embedded MPSoC platforms., , , , and . Map2MPSoC/SCOPES, page 13-21. ACM, (2012)Hardware Implementation of Iterative Projection-Aggregation Decoding of Reed-Muller Codes., , and . CoRR, (2020)Dependable Interference-Aware Time-Slotted Channel Hopping for Wireless Sensor Networks., , , and . ACM Trans. Sens. Networks, 14 (1): 3:1-3:35 (2018)Run-time Per-Class Routing of AVB Flows in In-Vehicle TSN via Composable Delay Analysis., , and . VTC Spring, page 1-7. IEEE, (2022)Formal Methods for Networks on Chips.. ACSD, page 188-189. IEEE Computer Society, (2005)Application of Cell-Aware Test on an Advanced 3nm CMOS Technology Library., , , , , , , , and . ITC, page 1-6. IEEE, (2019)A Performance Analysis Framework for Real-Time Systems Sharing Multiple Resources., , , and . DATE, page 326-329. IEEE, (2020)Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip., , and . DATE, page 954-959. EDA Consortium, San Jose, CA, USA, (2007)Resource utilization and Quality-of-Control trade-off for a composable platform., , , , and . DATE, page 654-659. IEEE, (2016)Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip., , and . CODES+ISSS, page 149-154. ACM, (2007)