From post

Cycle-Accurate Verification of the Cryptographic Co-Processor for the European Processor Initiative.

, , , , , и . ApplePies, том 1110 из Lecture Notes in Electrical Engineering, стр. 378-385. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

CRYPHTOR: A Memory-Unified NTT-Based Hardware Accelerator for Post-Quantum CRYSTALS Algorithms., , и . IEEE Access, (2024)Design and Test of an Integrated Random Number Generator with All-Digital Entropy Source., , , , и . Entropy, 24 (2): 139 (2022)SHA2 and SHA-3 accelerator design in a 7 nm technology within the European Processor Initiative., , , , , , , и . Microprocess. Microsystems, (ноября 2021)Design and Evaluation of a Peripheral for Integrity Checking to Improve RAS in RISC-V Architectures., , , , и . SEEDA-CECNSM, стр. 1-6. IEEE, (2023)VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 177-186 (2022)Cycle-Accurate Verification of the Cryptographic Co-Processor for the European Processor Initiative., , , , , и . ApplePies, том 1110 из Lecture Notes in Electrical Engineering, стр. 378-385. Springer, (2023)CRFlex: A Flexible and Configurable Cryptographic Hardware Accelerator for AES Block Cipher Modes., , , , , , и . ApplePies, том 866 из Lecture Notes in Electrical Engineering, стр. 31-38. Springer, (2021)A RISC-V Post Quantum Cryptography Instruction Set Extension for Number Theoretic Transform to Speed-Up CRYSTALS Algorithms., , , , , и . IEEE Access, (2021)VLSI Design and FPGA Implementation of an NTT Hardware Accelerator for Homomorphic SEAL-Embedded Library., , и . IEEE Access, (2023)Innovative Plug-and-Play System for Electrification of Wheel-Chairs., , , , и . IEEE Access, (2023)