( en | de | ru )

 

Disambiguation of "Pang, Jian"

Author of the publication

copydeleteadd this publication to your clipboard
13.3 A 56Gb/s W-band CMOS wireless transceiver.

, , , , , , , , , , , , , , , , , and . ISSCC, page 242-243. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Pang

Vincent Pang

Cuiping Pang

Xiaoying Pang

Shixuan Pang

 

Other publications of authors with the same name

Vehicle vibro-acoustical comfort optimization using a multi-objective interval analysis method., , , , , and . Expert Syst. Appl., 213 (Part): 119001 (2023)A 28-GHz Phased-Array Relay Transceiver for 5G Network Using Vector-Summing Backscatter With 24-GHz Wireless Power and LO Transfer., , , , , and . IEEE J. Solid State Circuits, 57 (4): 1211-1223 (2022)A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR., , , , , , , , , and 16 other author(s). IEEE J. Solid State Circuits, 55 (9): 2371-2386 (2020)A Fully Synthesizable Fractional-N MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration., , , , , , , , , and 4 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 603-616 (2021)A Ka-Band Deployable Active Phased Array Transmitter Fabricated on 4-Layer Liquid Crystal Polymer Substrate for Small-Satellite Mount., , , , , , , , , and 4 other author(s). IEEE Access, (2023)A Compact 37-40GHz CMOS Switch-Type Phase Shifter with Fine-Tuning Stage Achieving 0.4-dB RMS Gain Error., , , , and . ICTA, page 5-6. IEEE, (2020)A High Accuracy Phase and Amplitude Detection Circuit for Calibration of 28GHz Phased Array Beamformer System., , , and . ASP-DAC, page 93-94. ACM, (2021)22.2 A 300GHz-Band Phased-Array Transceiver Using Bi-Directional Outphasing and Hartley Architecture in 65nm CMOS., , , , , , , , , and 3 other author(s). ISSCC, page 316-318. IEEE, (2021)A 3.4mW/element Radiation-Hardened Ka-Band CMOS Phased-Array Receiver Utilizing Magnetic-Tuning Phase Shifter for Small Satellite Constellation., , , , , , , , , and 2 other author(s). ISSCC, page 90-92. IEEE, (2022)A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS., , , , , , , , , and 1 other author(s). ISSCC, page 256-258. IEEE, (2019)