( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Configuring a Wafer-Scale Two-Dimensional Array of Single-Bit Processors.

, , , и . Computer, 25 (4): 29-39 (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gabriele Graefen

Der wissenschaftliche Artikel: Textart und Textorganisation. Uni Dortmund, (1996)

Giuseppina Gabriele

Gabriele Lehmann

Gabriele Heidl

Gabriele Bönemann

 

Другие публикации лиц с тем же именем

Codage des automates asynchrones.. Joseph Fourier University, Grenoble, France, (1970)Docteur es Sciences Mathematiques.A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings., , и . DAC, стр. 93-98. ACM, (1991)Synthesis and Floorplanning for Large Hierarchical FPGAs., , и . FPGA, стр. 105-111. ACM, (1997)Design of a dedicated neural network on silicon: application to optical character recognition., и . VLSI, том A-42 из IFIP Transactions, стр. 169-178. North-Holland, (1993)An Application of Exploratory Data Analysis Techniques to Floorplan Design., и . DAC, стр. 654-658. IEEE Computer Society Press / ACM, (1987)FPGA Partitioning for Critical Paths., и . EDAC-ETC-EUROASIC, стр. 99-103. IEEE Computer Society, (1994)Specification and Synthesis of Communicating Finite State Machines., , , и . Synthesis for Control Dominated Circuits, том A-22 из IFIP Transactions, стр. 91-102. North-Holland, (1992)Encoding of Asynchronous Sequential Networks.. IEEE Trans. Electronic Computers, 16 (3): 365-369 (1967)Partitioning Large Designs by Filling PFGA Devices with Hierarchy Blocks., и . FPGA, стр. 251. ACM, (1999)Timing Driven Floorplanning on Programmable Hierarchical Targets., , , и . FPGA, стр. 85-92. ACM, (1998)