( en | de | ru )

 

Disambiguation of "Ray, Sandip"

Author of the publication

copydeleteadd this publication to your clipboard
Wearables, Implants, and Internet of Things: The Technology Needs in the Evolving Landscape.

, , and . IEEE Trans. Multi Scale Comput. Syst., 2 (2): 123-128 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandip Agarwala

Sandip Murarka

Sandip Roy

Sandip Halder

Sandip Dhomse

 

Other publications of authors with the same name

Modeling and verification of industrial flash memories., , , and . ISQED, page 705-712. IEEE, (2010)Mechanized Information Flow Analysis through Inductive Assertions., , , and . FMCAD, page 1-4. IEEE, (2008)Using ACL2 to Verify Loop Pipelining in Behavioral Synthesis., , , and . ACL2, volume 152 of EPTCS, page 111-128. (2014)Handling design and implementation optimizations in equivalence checking for behavioral synthesis., , , and . DAC, page 117:1-117:6. ACM, (2013)Proof Styles in Operational Semantics., and . FMCAD, volume 3312 of Lecture Notes in Computer Science, page 67-81. Springer, (2004)Security of Multi-Agent Cyber-Physical Systems: A Survey., and . IEEE Access, (2022)Guarding Deep Learning Systems With Boosted Evasion Attack Detection and Model Update., , , and . IEEE Internet Things J., 11 (6): 9382-9391 (March 2024)SoCCom: Automated Synthesis of System-on-Chip Architectures., , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (4): 449-462 (2022)Internet-of-Things Security and Vulnerabilities: Taxonomy, Challenges, and Practice., , , , , , and . J. Hardw. Syst. Secur., 2 (2): 97-110 (2018)SeVNoC: Security Validation of System-on-Chip Designs With NoC Fabrics., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (2): 672-682 (February 2023)