Author of the publication

A probabilistic analysis method for functional qualification under Mutation Analysis.

, , , , , , , and . DATE, page 147-152. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Contactless Stacked-die Testing for Pre-bond Interposers., , , , and . DAC, page 8:1-8:6. ACM, (2014)Clock skew optimization considering complicated power modes., , , and . DATE, page 1474-1479. IEEE Computer Society, (2010)Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1330-1334 (2009)Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions., , and . EDAC-ETC-EUROASIC, page 620-624. IEEE Computer Society, (1994)Power minimization for dynamic PLAs., , , and . ASP-DAC, page 1010-1013. ACM Press, (2005)Memory-efficient pattern matching architectures using perfect hashing on graphic processing units., , , and . INFOCOM, page 1978-1986. IEEE, (2012)Spare Cells With Constant Insertion for Engineering Change., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (3): 456-460 (2009)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 59 (1): 196-207 (January 2024)Fault-tolerant 3D clock network., , , , and . DAC, page 645-651. ACM, (2011)