( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Language for Deterministic Coordination Across Multiple Timelines.

, , , , , и . FDL, стр. 1-8. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jeronimo Castrillon Mazo

Jerónimo Rodríguez

Jerónimo José Granados

Antonio Castrillón H

Elkin Castrillón Oberndorfer

 

Другие публикации лиц с тем же именем

RTSim: A Cycle-Accurate Simulator for Racetrack Memories., , , , и . IEEE Comput. Archit. Lett., 18 (1): 43-46 (2019)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , и . ISSoC, стр. 1-6. IEEE, (2012)Software Compilation Techniques for MPSoCs., , и . Handbook of Signal Processing Systems, Springer, (2013)DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories., , , , и . IEEE Trans. Computers, 72 (9): 2585-2599 (сентября 2023)mpsym: Improving Design-Space Exploration of Clustered Manycores With Arbitrary Topologies., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1592-1605 (2022)Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing in Wireless Networks., , , , и . ACM Trans. Embed. Comput. Syst., 20 (5s): 60:1-60:26 (2021)Pruning and Early-Exit Co-Optimization for CNN Acceleration on FPGAs., , , , и . DATE, стр. 1-6. IEEE, (2023)Compiler-based graph representations for deep learning models of code., , , и . CC, стр. 201-211. ACM, (2020)Guard the Cache: Dispatch Optimization in a Contextual Role-oriented Language., , и . COP@ECOOP, стр. 27-34. ACM, (2022)Optimized communication architecture of MPSoCs with a hardware scheduler: A system view., , , , , , и . SoC, стр. 163-168. IEEE, (2010)