Author of the publication

HIL: A Framework for Compositional FTL Development and Provably-Correct Crash Recovery.

, , , , , , , , , and . ACM Trans. Storage, 14 (4): 36:1-36:29 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HIL: A Framework for Compositional FTL Development and Provably-Correct Crash Recovery., , , , , , , , , and . ACM Trans. Storage, 14 (4): 36:1-36:29 (2018)Code Generation for a Dual Instruction Set Processor Based on Selective Code Transformation., , , , and . SCOPES, volume 2826 of Lecture Notes in Computer Science, page 33-48. Springer, (2003)P-BMS: A Bad Block Management Scheme in Parallelized Flash Memory Storage Devices., , , , and . ACM Trans. Embed. Comput. Syst., 16 (5s): 140:1-140:19 (2017)Selective code transformation for dual instruction set processors., , , and . ACM Trans. Embed. Comput. Syst., 6 (2): 10 (2007)Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems., , , , and . LCTES, volume 1474 of Lecture Notes in Computer Science, page 51-64. Springer, (1998)A Flexible Tradeoff between Code Size and WCET Employing Dual Instruction Set Processors., , , and . WCET, MDH-MRTC-116/2003-1-SE, page 91-94. Department of Computer Science and Engineering, Mälardalen University, Box 883, 721 23 Västerås, Sweden, (2003)Fall Detection using Biometric Information Based on Multi-Horizon Forecasting., , , , and . ICPR, page 1364-1370. IEEE, (2022)Creation and utilization of a virtual platform for embedded software optimization: : an industrial case study., , , , , , , , , and 4 other author(s). CODES+ISSS, page 235-240. ACM, (2006)FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs., , and . DAC, page 115:1-115:6. ACM, (2018)A Flexible Tradeoff Between Code Size and WCET Using a Dual Instruction Set Processor., , , and . SCOPES, volume 3199 of Lecture Notes in Computer Science, page 244-258. Springer, (2004)