( en | de | ru )

 

Disambiguation of "Micheloni, Rino"

Author of the publication

copydeleteadd this publication to your clipboard
SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives.

, , , , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Willi Rinow

Nicolas Rinösl

Friedrich-Carl Rinow

Sonja Rinofner-Kreidl

Rino Rakhmata Mukti

 

Other publications of authors with the same name

BCH and LDPC Error Correction Codes for NAND Flash Memories., and . 3D Flash Memories, Springer, (2016)High input range sense comparator for multilevel Flash memories., , , , and . ISCAS (2), page 657-660. IEEE, (2004)LDPC Soft Decoding with Improved Performance in 1X-2X MLC and TLC NAND Flash-Based Solid State Drives., , , , and . IEEE Trans. Emerg. Top. Comput., 7 (3): 507-515 (2019)Enabling Computational Storage Through FPGA Neural Network Accelerator for Enterprise SSD., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (10): 1738-1742 (2019)Solid-State Drives (SSDs) Scanning the Issue., and . Proc. IEEE, 105 (9): 1586-1588 (2017)Non-Volatile Memories for Removable Media., , , , , and . Proc. IEEE, 97 (1): 148-160 (2009)3-D Data Storage, Power Delivery, and RF/Optical Transceiver - Case Studies of 3-D Integration From System Design Perspectives., , , , and . Proc. IEEE, 97 (1): 161-174 (2009)Stand-by low-power architecture in a 3 V-only 2-bit/cell 64-Mbit flash memory., , , and . ICECS, page 929-932. IEEE, (2001)Logarithmic Non-uniform Quantization for List Decoding of Polar Codes., , , and . CCWC, page 1161-1166. IEEE, (2021)3D Charge Trap NAND Flash Memories., and . 3D Flash Memories, Springer, (2016)