( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins.

, , , и . DDECS, стр. 122-126. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sven Schrape

Heinrich Schrape

Niklas Schrape

F Schrape

Sabine Schrape

 

Другие публикации лиц с тем же именем

Ultra High-Speed BP Decoder for Polar Codes achieving 1.4 Tbps in 28 nm CMOS., , , , , , , и . EuCNC, стр. 434-439. IEEE, (2022)Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins., , , и . DDECS, стр. 122-126. IEEE, (2017)Aspects on Timing Modeling of Radiation-Hardness by Design Standard Cell-Based △TMR Flip-Flops., , , и . DSD, стр. 639-642. IEEE, (2019)Design Concept for Radiation-Hardening of Triple Modular Redundancy TSPC Flip-Flops., , , , и . DSD, стр. 616-621. IEEE, (2020)Radiation Hardened Click Controllers for Soft Error Resilient Asynchronous Architectures., , , , и . ASYNC, стр. 78-85. IEEE, (2020)Fast Error Propagation Probability Estimates by Answer Set Programming and Approximate Model Counting., , , и . IEEE Access, (2022)Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle., , , , и . DDECS, стр. 9-14. IEEE, (2018)Exploring the Performance-Energy Optimization Space of a Bridge Between 3D-Stacked Electronic and Optical Networks-on-Chip., , , и . DCIS, стр. 1-6. IEEE, (2018)HDL-Synthese und Simulation von Hochgeschwindigkeits-Digitalschaltungen mit gemischten CMOS- und ECL-Bibliotheken., , , , и . MBMV, стр. 137-145. Universitätsbibliothek Berlin, Germany, (2009)Machine Learning Approach for Accelerating Simulation-based Fault Injection., , , , , и . NorCAS, стр. 1-6. IEEE, (2021)