( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimizing DSA-MP decomposition and redundant via insertion with dummy vias.

, , и . ASP-DAC, стр. 378-383. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ellen Mak

Rebecca Mak

Kwok Mak

Kei Yoshimoto

Kei Ishii

 

Другие публикации лиц с тем же именем

Min-cut partitioning with functional replication for technology mapped circuits using minimum area overhead.. ISPD, стр. 100-105. ACM, (2001)A multi-technology-process reticle floorplanner and wafer dicing planner for multi-project wafers., и . ASP-DAC, стр. 777-782. IEEE, (2006)Double patterning-aware detailed routing with mask usage balancing., , и . ISQED, стр. 219-223. IEEE, (2014)Performance-Driven Board-Level Routing for FPGA-Based Logic Emulation (Abstract)., и . FPGA, стр. 260. ACM, (1998)Voltage Island Generation under Performance Requirement for SoC Designs., и . ASP-DAC, стр. 798-803. IEEE Computer Society, (2007)Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore Instruction-Set Simulations., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (11): 1822-1835 (2015)A fast hypergraph min-cut algorithm for circuit partitioning., и . Integr., 30 (1): 1-11 (2000)A Bounding Box-based Net Partitioning Method for Double-sided Routing., , , и . ACM Great Lakes Symposium on VLSI, стр. 397-402. ACM, (2024)Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (3): 494-506 (2021)A practical detailed placement algorithm under multi-cell spacing constraints., , , и . ICCAD, стр. 63. ACM, (2018)