( en | de | ru )

 

Disambiguation of "Meloni, Paolo"

Author of the publication

copydeleteadd this publication to your clipboard
Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy.

, , , and . J. Signal Process. Syst., 87 (1): 81-106 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ilaria Meloni

Giordano Paolo

Tommaso Marco Meloni

Paolo Molteni

Paolo Bavaj

 

Other publications of authors with the same name

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips., , , , , , , and . VLSI-SoC, page 158-163. IEEE, (2006)An Adaptive Cognitive Sensor Node for ECG Monitoring in the Internet of Medical Things., , , and . IEEE Access, (2022)Target-Aware Neural Architecture Search and Deployment for Keyword Spotting., , , , , and . IEEE Access, (2022)ALOHA: A Unified Platform-Aware Evaluation Method for CNNs Execution on Heterogeneous Systems at the Edge., , , , and . IEEE Access, (2021)Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures., , , , and . J. Electr. Comput. Eng., (2016)Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 348-361 (2020)Power modelling for saving strategies in coarse grained reconfigurable systems., , , , and . ReConFig, page 1-4. IEEE, (2015)Integration of Energy Storage Systems within Modular Multilevel Converters for Medium-Voltage Distribution Networks., and . IECON, page 1-6. IEEE, (2022)Welcome to the 2013 conference on design and architectures for signal and image processing (DASIP) in Cagliari, Italy., and . DASIP, page 8. IEEE, (2013)Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures., , and . ISPASS, page 194-202. IEEE Computer Society, (2010)