Author of the publication

A logic synthesis system based on global dynamic extraction and flexible cost.

, , and . Great Lakes Symposium on VLSI, page 123-126. IEEE, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Partitioning by Regularity Extraction., and . DAC, page 235-238. IEEE Computer Society Press, (1992)A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT., , and . J. Real-Time Image Processing, 2 (4): 281-291 (2007)Combined topological and functionality based delay estimation using a layout-driven approach for high level applications., and . EURO-DAC, page 72-78. IEEE Computer Society Press, (1992)A Two-Dimensional Associative Processor., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1659-1670 (2018)Hierarchical design space exploration for a class of digital systems., and . IEEE Trans. Very Large Scale Integr. Syst., 1 (3): 282-295 (1993)Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing., , , , , and . J. Syst. Archit., 47 (3-4): 277-292 (2001)Layout-driven RTL binding techniques for high-level synthesis using accurate estimators., and . ACM Trans. Design Autom. Electr. Syst., 2 (4): 312-343 (1997)CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis., , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 209-221 (2010)Automatic compilation to a coarse-grained reconfigurable system-opn-chip., , , , , and . ACM Trans. Embed. Comput. Syst., 2 (4): 560-589 (2003)Thermal sensor allocation for SoCs based on temperature gradients., , and . ISQED, page 29-34. IEEE, (2015)