( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
In memory computation using quantum-dot cellular automata.

, , , , и . IET Comput. Digit. Tech., 14 (6): 336-343 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jayanta Mondal

Jayanta Chatterjee

Jayanta Das

Jayanta Chattopadhyay

Michael Pal

 

Другие публикации лиц с тем же именем

Use of squared magnitude function in approximation and hardware implementation of SISO fractional order system., , и . J. Frankl. Inst., 350 (7): 1753-1767 (2013)PTGAC Model: A machine learning approach for constructing phylogenetic tree to compare protein sequences., , , и . J. Bioinform. Comput. Biol., 21 (1): 2250028:1-2250028:19 (февраля 2023)Performance Analysis of Regular Clocking Based Quantum-Dot Cellular Automata Logic Circuit: Fault Tolerant Approach., , , и . ACRI, том 13402 из Lecture Notes in Computer Science, стр. 185-198. Springer, (2022)Synthesis of Fault-Tolerant QCA Logic Circuit Using Cellular Automata., , и . ASCAT, том 2021 из Communications in Computer and Information Science, стр. 182-191. Springer, (2024)Regular clocking-based Automated Cell Placement technique in QCA targeting sequential circuit., , , , , , и . Comput. Electr. Eng., (2022)Controller Design for Large-Gap Control of Electromagnetically Levitated System by Using an Optimization Technique., , , и . IEEE Trans. Contr. Sys. Techn., 16 (3): 408-415 (2008)Cost-effective synthesis of QCA logic circuit using genetic algorithm., , , , и . J. Supercomput., 79 (4): 3850-3877 (марта 2023)Systematic cell placement in quantum-dot cellular automata embedding underlying regular clocking circuit., , , , , и . IET Circuits Devices Syst., 15 (2): 156-167 (2021)Nonlinear Analysis of Discretization Effects in a Digital Current Mode Controlled Boost Converter., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (3): 336-344 (2015)CFA: Toward the Realization of Conservative Full Adder in QCA with Enhanced Reliability., , , и . J. Circuits Syst. Comput., 30 (11): 2192001:1 (2021)