Author of the publication

Heap access optimizations for a hardware-accelerated Java virtual machine.

, , and . SoC, page 125-128. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design space exploration of thermal-aware many-core systems., , , , and . J. Syst. Archit., 59 (10-D): 1197-1213 (2013)HIBS - Novel inter-layer bus structure for stacked architectures., , and . 3DIC, page 1-7. IEEE, (2011)High-performance on-chip network platform for memory-on-processor architectures., , , , and . ReCoSoC, page 1-6. IEEE, (2011)Efficient application mapping in resource limited homogeneous NoC-based manycore systems., , and . HPCS, page 207-212. IEEE, (2013)Energy-Efficient Navigation of an Autonomous Swarm with Adaptive Consciousness., , , , and . Remote. Sens., 13 (6): 1059 (2021)Parallel imperialist competitive algorithms., , , , , and . Concurr. Comput. Pract. Exp., (2018)Using Ant Colony System to Consolidate VMs for Green Cloud Computing., , , , , , and . IEEE Trans. Serv. Comput., 8 (2): 187-198 (2015)SB-Router: A Swapped Buffer Activated Low Latency Network-on-Chip Router., , and . IEEE Access, (2021)Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (12): 2265-2277 (2012)Dual Monitoring Communication for Self-Aware Network-on-Chip: Architecture and Case Study., , , and . Int. J. Adapt. Resilient Auton. Syst., 3 (3): 72-91 (2012)